

# Discrete/UMA /Muxless Schematics Document

## AMD LIANO CPU FS1

### AMD GPU Manhattan(Park/Madison M2)


### and Vancouver(Seymour/Whistler M2)

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date: Friday, April 01, 2011	Sheet	1	of 102

# JE50-SB Block Diagram

JE50-SB Project code:91.4M701.001



SYSTEM DC/DC	
RT8239	41
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A) 3D3V_S5 (5A)
SYSTEM DC/DC	
RT8207	44
5V_S5	1D5V_S3 (15A)
RT8207	44
5V_S5	0D75_S0 (1.2A)
SYSTEM DC/DC	
RT8238	46
INPUTS	OUTPUTS
5V_S5	1D1V_S5 (1.4A)
RT8238	45
5V_S5	1D2V_S0 (5.2A)
RT9025	93
3D3V_S5	1D8V_VGA_S0
1D5V_S3	1V_VGA_S0
RT9025	48
3D3V_S0	2D5V_S0 (200mA)
RT8208	92
5V_S5	VGA_CORE
CHARGER	
BQ24745	40
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC	
ISL6267	42,43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.55V 18A VDDNB 0~1.55V 4A

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
JE50 SB	Rev SB
Date: Friday, April 01, 2011	Sheet 2 of 102

Strapping

REQUIRED SYSTEM STRAPS USE this pin to determine INT/EXT CLK

PULL HIGH	EC PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC DEFAULT	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)


USB Table

USB	
Pair	Device
0	USB 2.0 EXT2 (For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	NC
7	CCD
8	NC
9	Card Reader
10	USB 3.0 port 1
11	USB 2.0 EXT2
12	USB 2.0 EXT3
13	NC

PCIE Routing


APU	
LANE0	LAN
LANE1	WWAN
LANE2	LAN
LANE3	

FCH	
LANE0	
LANE1	
LANE2	
LANE3	









36A for VDD(35W CPU)  
45A for VDD(45W CPU)

VDD:  
10UF X7 0.22UF X2 10nF X3  
180pF Cap for EMI requirment

18A for VDDNB(35W CPU)  
22A for VDDNB(45W CPU)

VDDNB:  
10UF X4 0.22UF X2  
180pF Cap for EMI requirment

4A for VDDIO(35W CPU)  
4.6A for VDDIO(45W CPU)


VDDIO:  
10UF X2 0.22UF X6 4.7uFUF X4  
180pF Cap for EMI requirment  
3.5A for VDDP(35W/45W)

VDDP:  
10UF X2 0.22uF X2  
180pF Cap for EMI requirment

3A for VDDR(35W)  
3.5A for VDDR(45W)

VDDR:  
4.7UF X2 0.22uF X2  
180pF Cap for EMI requirment

0.75A for VDDA(35W/45W)




Decoupling between processor and DIMMs  
across VDDIO and VSS Split

<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APU Power(4/5)		
Size	Document Number	Rev
A3	JE50_SB	SB
Date: Friday, April 01, 2011		
Sheet 7 of 102		



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**APU VSS(5/5)**

Size  
A3

Document Number

**JE50 SB**

Rev

**SB**

Date:

Friday, April 01, 2011

Sheet


8

of

102







(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


Size  
A4

Document Number  
**JE50 SB**

Rev  
**SB**

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 12 of 102



(Blanking)

<Variant Name>

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title



**Reserved**

Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
------------	-----------------------------------	------------------





SO-DIMMB is placed farther from the Processor than SO-DIMMA







(Blanking)


<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE50 SB</div>	Rev <div>SB</div>
Date: Friday, April 01, 2011		Sheet 16 of 102





<Variant Name>			
緯創資通		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>HUDSON-M2(1/6)</b>			
Size	Document Number		Rev
	<b>JE50 SB</b>		<b>SB</b>
Date:	Friday, April 01, 2011	Sheet 17 of	102





VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

VRAM SIZE	Vram size1 (GPIO176)	Vram size2 (GPIO177)
512M	0	0
1G	1	1
2G	1	0
undfine	0	1

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HUDSON-M2(3/6)**

Size: **JE50 SB**

Document Number: **SB**


Date: Friday, April 01, 2011 Sheet 19 of 102

If not used HWM or GPIO ,PD 10K



SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V\_AUX\_S5  
checklist:PU 3.3V\_S5  
no support S5 PLUS function,PU 3.3V\_S5

REQUIRED SYSTEM STRAPS


USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM  DEFAULT	Allow PCIE GEN2  DEFAULT	S5_PLUS Mode DISABLE  DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal)  DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode  DEFAULT	DISABLE EC  DEFAULT	CLKGEN DISABLED (Use External)

LPC ROM implemented  
checklistsuggestion:  
no PU or PD required  
  
(integrated PU 10K)  
CRB: do not stuff PU Res

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL  (DEFAULT)	Disable ILA AUTORUN  (DEFAULT)	USE FC PLL  (DEFAULT)	USE DEFAULT PCIE STRAPS  (DEFAULT)	Disable PCI MEM BOOT  (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI\_AD[27:23]

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

HUDSON-M2(5/6)

Size

Document Number


Rev


JE50 SB

SB

Date: Friday, April 01, 2011

Sheet 21 of 102





(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleReserved		
SizeA4	Document NumberJE50 SB	RevSB
Date: Friday, April 01, 2011		Sheet 24 of 102



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 25 of 102


(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE50 SB</div>	Rev <div>SB</div>
Date: Friday, April 01, 2011		Sheet 26 of 102


<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>KBC NPCE795</b>	
Size A2	Document Number <b>JE50 SB</b>
Date: Friday, April 01, 2011	Rev <b>SB</b>
Sheet 27 of 102	





(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
AMP		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 30 of 102



5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**RTS5138**

Size  
A4

Document Number  
**JE50 SB**

Rev  
**SB**





(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleReserved		
SizeA4	Document NumberJE50 SB	RevSB
Date: Friday, April 01, 2011		Sheet 34 of 102



Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685


Size

Rev

**SB**


Date: Friday, April 01, 2011

Sheet 35 of 102



110223 SB change to short pad





(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
------------	-----------------------------------	------------------

**WWW.AliSaler.Com**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

***DCIN JACK***

**JE50 SB**

Sheet 38 of 102

**SB**

EC Protect

PD3901  
MMPZ5232BPT-GP-U  
83.5R603.D3F  
2nd = 83.5R603.K3F  
3rd = 83.5R603.Q3F

PN3901  
SRN33J-74GP

PC3905  
SC100P50V3JN-GP-U  
DY

PC3904  
SC10P50V2JN-4GP  
DY

PC3903  
SC10P50V2JN-4GP  
DY

110218 SB change to short pad

40 BATT\_Sense << 2 PR3901 1 0R0402-PAD

BAT1

ALP-CON8-8-GP-U  
20.81352.008  
2ND = 20.81353.008  
3rd = 20.81358.008


緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**BATT\_CONN**


**JE50 SB**


Sheet 39 of 102














0803-SA for layout issue



[illegible]

# APL5916 for VDDR&VDDP(1D2V\_S0)






<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>APL5916(1D2V_S0)</b>	
Size	Document Number			Rev
A3		<b>JE50 SB</b>		<b>SB</b>
Date:	Friday, April 01, 2011	Sheet	45	of 102

## ***RT8238 for 1D1V\_S5***




<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>RT8238 (1D1V_S5)</b>			
Size A3	Document Number		Rev
	<b>JE50 SB</b>		<b>SB</b>
Date:	Friday, April 01, 2011	Sheet 46 of	102



# RT9025 for 2D5V\_S0



<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RT9025(2D5V\_S0)**

Size  
A4

Document Number

**JE50 SB**


Rev  
**SB**

Date: Friday, April 01, 2011

Sheet 48 of 102



## LVDS VS EDP Co-layout CONNECTOR(30 Pin)






**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>LCD/Inverter Connector</b>
-------	-------------------------------

Size A3	Document Number <b>JE50 SB</b>	Rev <b>S1</b>
Date: Friday, April 01, 2011	Sheet 49 of 102	



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CRT Connector</b>			
Size Custom	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date: Friday, April 01, 11		Sheet 50 of 102	

[illegible]

```

    confirm by NXP FAE
7 Do not need PU Res,
| Reserve PU Res for debug furtur

```



**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>HDMI Level Shifter/Connector</b>			
Size A2	Document Number	Rev	
	<b>JE50 SB</b>	<b>SB</b>	
Date:	Friday, April 01, 2011	Sheet	51 of 102

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 52 of 102




(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.




<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			ITP	
Size	Document Number		Rev	
A4	JE50 SB		SB	
Date: Friday, April 01, 2011		Sheet	55	of 102

SSID = SATA


## SATA HDD Connector



## ODD Connector

SATA\_RX- and SATA\_RX+ Trace  
Length match within 10 mil



Following AMD routing table




If support Zero Power ODD

Stuff R5604, R5612, Q5601 and R5613 TC5604 and U5601

DY R5603



When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON



<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODD

Size

Document Number

JE50 SB

Rev

SB


Date: Friday, April 01, 2011

Sheet 56 of 102




(Blanking)

<Variant Name>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ESATA/USB Charger</b>			
Size	Document Number		Rev
A4	<b>JE50 SB</b>		<b>SB</b>
Date: Friday, April 01, 2011		Sheet 57 of	102

SSID = AUDIO

## Speaker Connector



**MIC IN**



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### **Audio Jack**

Size  
A3

Document Number


**JE50 SB**

Rev	S
-----	---





Date: Friday, April 01, 2011

Sheet 58 of 102

# GIGA Lan Transformer



0914-SA for Vendor Suggestion




0914-SA for EMI


<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>LAN CONN</b>			
Size A3	Document Number	<b>JE50 SB</b>	Rev <b>SB</b>
Date:	Friday, April 01, 2011	Sheet 59 of	102

**WWW.AliSaler.Com**




Title			
<b>Flash/RTC</b>			
Size A3	Document Number		Rev
	<b>JE50 SB</b>		<b>SB</b>
Date:	Friday, April 01, 2011	Sheet	60 of 102



<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB Power SW</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date:	Friday, April 01, 2011	Sheet 61 of	102

5	4	3	2	1
---	---	---	---	---



USB 3.0 Connector Pin definition		
1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	

<Variant Name>

## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

## USB 3.0

Size  
A4

Document Number

**JE50 SB**

Rev	
S	

Date: Friday, April 01, 2011



Sheet 62 of 102

102

**WWW.AliSaler.Com**

# ANNIE Bluetooth Module

1.5A / High Active Voltage 2V






<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>BLUE TOOTH</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date:	Friday, April 01, 2011	Sheet 63 of	102




(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 64 of 102



[illegible]

# Mini Card Connector(WWAN)



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**WWAN**

Size  
A3

Document Number

**JE50 SB**

Rev  
SB

Date: Friday, April 01, 2011

Sheet 66 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------


## Power button LED





## Power STDBY\_LED




## Battery LED2 (DC\_BATFULL)



## Battery LED1 (CHARGE)





FRONT\_PWRLED#\_Q R6801 330R2F-GP  
STDBY\_LED#\_Q R6802 470R2F-GP  
DC\_BATFULL#\_Q R6803 330R2F-GP  
CHARGE\_LED#\_Q R6804 470R2F-GP




FRONT\_PWRLED#\_Q EC6801 DY SCD1U10V2KX-4GP  
CHARGE\_LED#\_Q EC6802 DY SCD1U10V2KX-4GP  
STDBY\_LED#\_Q EC6803 DY SCD1U10V2KX-4GP  
DC\_BATFULL#\_Q EC6804 DY SCD1U10V2KX-4GP


## SATA HDD LED



## WLAN\_LED



## 3G LED




<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
LED Bard/Power Button			SB
Size A3	Document Number	JE50 SB	
Date: Friday, April 01, 2011	Sheet 68	of 102	

# Internal KeyBoard Connector

2nd = 20.K0255.026




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26



1 **K/B** 26

## TOUCH PAD

20.K0315.012  
2nd = 20.K0370.012



1 12  
**T/P**



<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Key Board/Touch Pad**

Size  
A4


Document Number

**JE50 SB**

Rev  
**SB**

Date: Friday, April 01, 2011

Sheet 69 of 102



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4

Document Number


**JE50 SB**

Rev  
**SB**


Date: Friday, April 01, 2011

Sheet 70 of 102

110218 SB BOM Change



HDT+ Connectors



CRB:placed 0-ohm  
Checklist: If both SCAN and HDT+ header are implement  
placed 15-ohm

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Dubug connector</b>		
Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
Date: Friday, April 01, 2011	Sheet 71 of	102

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE50 SB</div>	Rev <div>SB</div>
Date: Friday, April 01, 2011		Sheet 72 of 102



(Blanking)


<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date: Friday, April 01, 2011		Sheet 73 of	102

# SD/XD/MS Card Reader

SSID = SDIO

31 SD\_DAT0/XD\_D0/MS\_D0 <<>>  
31 SD\_DAT1/XD\_D1/MS\_D1 <<>>  
31 SD\_DAT2/XD\_D2/MS\_D2 <<>>  
31 SD\_DAT3/XD\_D3/MS\_D3 <<>>  
31 SD\_DAT4/XD\_D4/MS\_D4 <<>>  
31 SD\_DAT5/XD\_D5/MS\_D5 <<>>  
31 SD\_DAT6/XD\_D6/MS\_D6 <<>>  
31 SD\_DAT7/XD\_D7/MS\_D7 <<>>  
  
31 SD\_CD/XD\_WE# <<>>  
31 XD\_CD# <<>>  
31 XD\_CE#/MS\_INS# <<>>  
31 XD\_RE# <<>>  
31 XD\_WP#/SD\_WP# <<>>  
31 XD\_ALE <<>>  
31 SD\_CLK/XD\_R/B# <<>>  
31 SD\_CMD/XD\_CLE/MS\_BS <<>>



Pin No.	SD/MMC	MS/MS PRO	XD
P1	XD-R/B		2P
P2	XD-RE		3P
P3	XD-CE		4P
P4	XD-CLE		5P
P5	XD-ALE		6P
P6	XD-WE		7P
P7	XD-WP		8P
P8	XD-DO		10P
P9	XD-DI		11P
P10	SD-DAT2	8P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/8P	1P/10P
P14	MS-VCC		8P
P15	MS-SCLK		8P
P16	MS-DATA3		7P
P17	MS-INS		8P
P18	MS-DATA2		5P
P19	MS-DATA1		5P

Pin No.	SD/MMC	MS/MS PRO	XD
P20	MS-DATA1		3P
P21	MS-BS		3P
P22	4in1-GND	3P/8P	1P/10P
P23	SD-VCC		4P
P24	SD-CLK		5P
P25	SD-DAT0		7P
P26	XD-D2		12P
P27	XD-D3		13P
P28	XD-D4		14P
P29	SD-DAT1		8P
P30	XD-D5		15P
P31	XD-D6		16P
P32	XD-D7		17P
P33	XD-VCC		18P
P34	XD-CD-SW	SD-WP-SW	19P
P35	SD-WP-SW	SD-CD-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

<Variant Name>

Card-reader Off-Page

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size  
A4

Document Number

JE50 SB

Rev  
SB

Date: Friday, April 01, 2011

Sheet 74 of 102


(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE50 SB</div>	Rev <div>SB</div>
Date: Friday, April 01, 2011		Sheet 75 of 102

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 76 of 102



(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

***Reserved***

Size A4	Document Number <b>JE50 SB</b>	Rev <b>SB</b>
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 78 of 102



(Blanking)

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**JE50 SB**

Rev  
**SB**

Date: Friday, April 01, 2011

Sheet 79 of 102


(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 80 of 102




(Blanking)


<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date: Friday, April 01, 2011		Sheet 81 of	102

```
110221 SB Change from port1 to port3
110221 SB Change from port0 to port2
```



## USB3 CARD



**<Variant Name>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### ***IO Board Connector***

Size  
A4


Document Number

Rev  
**SB**


Date: Friday, April 01, 2011

Sheet 82 of 102

**WWW.AliSaler.Com**



CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1



JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU PCIE(STRAPPING(1/5))**

Size: Custom Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet: 83 of 102



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR5 Memory Stuff Option(Mad/Park)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


\*\* This basic topology should be used for DRAM\_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Vancouver



C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 kΩ

Mannhatton



C	R1	R2	R3	R4
68 pF	51 Ω	10 kΩ	0 Ω	DNI

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

GPU Memory(2/5)  
JE50 SB

Rev SB











Date: Friday, April 01, 2011 Sheet 84 of 102

```


DVPDATA [3:2:1:0] for VRAM type
selection H/W strap
Should provide VRAM Table for VBios
request

```

Address	Device	DVPDATA[3:0]	Vendor	PN	Speed				
0	0	0 0 0 0	Rylink	H5TG1G63DFR-11C	1Gb (64Mx16)	900Mhz	Rev D	Die	NEW
1	0	0 0 0 1	Rylink	H5TG2G63BFR-11C	2Gb (128Mx16)	900Mhz	Rev B	Die	
2	0	0 1 0 0	Reserve						
3	0	0 1 1 1	Rylink	H5TG1G63DFR-12C	1Gb (64Mx16)	800Mhz	Rev D	Die	NEW
4	1	0 1 0 0	Rylink	H5TG1G63BFR-12C	1Gb (64Mx16)	800Mhz	Rev B	Die	
5	0	1 0 1 1	Reserve						
6	0	1 1 1 0	Reserve						
7	0	1 1 1 1	Rylink	H5TG2G63BFR-11C	2Gb (128Mx16)	800Mhz	Rev B	Die	
8	1	0 0 0 0	Samsung	K4W1G1646E-BC12	1Gb (64Mx16)	800Mhz	Rev E	Die	
9	1	0 0 0 1	Samsung	K4W2G1646C-BC11	2Gb (128Mx16)	900Mhz	Rev C	Die	NEW
10	1	0 1 0 0	Reserve						
11	1	0 1 1 1	Samsung	K4W2G1646B-BC12	2Gb (128Mx16)	800Mhz	Rev B	Die	
12	1	1 1 0 0	Samsung	K4W1G1646G-BC11	1Gb (64Mx16)	900Mhz	Rev G	Die	NEW
13	1	1 0 1 1	Reserve						
14	1	1 1 1 0	ATI	23EY4187Mall	2GB (128M*16)	900Mhz			NEW
15	1	1 1 1 1	Samsung	K4W1G1646G-BC11	1Gb (64Mx16)	800Mhz	Rev G	Die	NEW




a) 27MHz crystal connected to XTALIN or XTALOUT or  
b) 27MHz (1.8V) oscillator connected to XTALIN or  
c) 27MHz (3.3V) oscillator connected to XO IN (Park, Madison, and Broadway only)














<Variant Name>




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			GPU-VRAM1,2 (1/4)	
Size	Document Number	JE50 SB		Rev
A3				SB
Date:	Friday, April 01, 2011	Sheet	88	of 102










<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>GPU-VRAM7,8 (4/4)</b>			
Size A3	Document Number	Rev	
	<b>JE50 SB</b>	<b>SB</b>	
Date: Friday, April 01, 2011	Sheet 91	of	102



PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Whistler Pro
H	L	High	1V
H	L	Medium	1V
H	H	Low	0.9V

$$V_{out} = 0.75V * [1 + R1 / (R2 // R4)]$$
$$V_{out} = 0.75V * (1 + R1 // R2)$$

PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Seymour XT
L	L	High	1.1V
L	H		
H	L	Medium	1V
H	H	Low	0.9V

Field side feedback 3D mark, D2D low % error  
Increase voltage to 1.15V for suffer weak VGA

$$\begin{aligned} V_{out} &= 0.75V * [1 + R_1 / (R_2 // R_3 // R_4)] \\ V_{out} &= 0.75V * [1 + R_1 / (R_2 // R_4)] \\ V_{out} &= 0.75V * (1 + R_1 / R_2) \end{aligned}$$




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>RT8208B +VGA CORE</b>			
Size A2	Document Number	Rev	
	<b>JE50 SB</b>	<b>SB</b>	
Date:	Friday, April 01, 2011	Sheet	92 of 102

[illegible]




after VGA\_Core

	PE_GPIO0	PE_GPIO1
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H




```
3D3V_VGA_S0 should ramp-up before  VGA_Core
VGA_Cores should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
1D5V_VGA_S0 sequence no define specially


So 1D5V_VGA_S0 EN have to fine tune RC delay
after 1V_VGA_S0
```



if Co-layout LVDS and EDP panel,  
have to place Res near LVDS Cap  
for Reflection Prevent



### CRT Hsync & Vsync level shift



<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>	
Title	
LVDS Switch	
Size	Document Number
A3	JE50 SB
Date:	Friday, April 01, 2011
Sheet	94 of 102
Rev	SB

(Blanking)

<Variant Name>


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>Reserved</div>			
Size	Document Number		Rev
A	JE50 SB		SB
Date:	Friday, April 01, 2011		Sheet 95 of 102

(Blanking)



<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE50 SB	SB
Date: Friday, April 01, 2011		Sheet 96 of 102



# 110223 SB RF Solution




## 110218 SB RF Solution




## Check test point

- 3D3V\_S0 1 TP9701
- 3D3V\_AUX\_S5 1 TP9702
- 3D3V\_S5 1 TP9703
- 5V\_S5 1 TP9704
- 18,27 PM\_PWRBTN# <<< 1 TP9705
- 6,17,36,71 H\_CPUPWRGD\_E >>> 1 TP9706
- 27,36 S5\_ENABLE <<< 1 TP9707
- 10,17,27,36 A\_RST# >>> 1 TP9708


Test Point 放在 Dimm Door 打開可量測處





## SYSTEM THERMAL



## WLAN



## WWAN



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			UNUSED PARTS/CAP	
Size A3	Document Number	JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 97	of	102	


## Modify list

65 W: PR4007 -> 187K(64.18735.6DL)  
90 W: PR4007 -> 121K (64.12135.6DL)

UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL )  
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL )  
  
R8332 stuff 1K for Mannhatton VGA  
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603  
if use LVDS L8701,L8708 stuff bead 0603  
  
if use EDP L8711,L8709 stuff bead 0603 ohm  
if use EDP L8701,L8708 stuff 0-ohm 0603

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Change History</b>			
Size A4	Document Number <b>JE50 SB</b>		Rev <b>SB</b>
Date: Friday, April 01, 2011	Sheet 98	of	102

# POWER SEQUENCE

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
POWER SEQUENCE		
Size	Document Number	Rev
A4	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 99 of 102

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size  
A3

Document Number  
JE50 SB

Rev  
SB

Date: Friday, April 01, 2011

Sheet 100 of 102



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei 10611, Taiwan, R.O.C.

Title

SMBUS BLOCK DIAGRAM

Size

Document Number

Rev

A2

JE50\_SB

SB

Date: Friday, April 01, 2011

Sheet 101 of 102

# Thermal Block Diagram

# Audio Block Diagram

